

BFU520Y

Dual NPN wideband silicon RF transistor

Rev. 1 — 20 February 2014 Product data sheet

1. Product profile

1.1 General description

Dual NPN silicon RF transistor for high speed, low noise applications in a plastic, 6-pin SOT363 package.

The BFU520Y is part of the BFU5 family of transistors, suitable for small signal to medium power applications up to 2 GHz.

1.2 Features and benefits

- Low noise, high breakdown RF transistor
- AEC-Q101 qualified
- Minimum noise figure (NF_{min}) = 0.65 dB at 900 MHz
- Maximum stable gain 19 dB at 900 MHz
- 11 GHz f_T silicon technology

1.3 Applications

- Applications requiring high supply voltages and high breakdown voltages
- Broadband differential amplifiers up to 2 GHz
- Low noise amplifiers for ISM applications
- ISM band oscillators

1.4 Quick reference data

Table 1. Quick reference data

T_{amb} = 25 °C unless otherwise specified

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{CB}	collector-base voltage	open emitter		-	-	24	V
V_{CE}	collector-emitter voltage	open base		-	-	12	V
		shorted base		-	-	24	V
V_{EB}	emitter-base voltage	open collector		-	-	2	V
I_C	collector current			-	5	30	mA
P_{tot}	total power dissipation	$T_{sp} \leq 87$ °C	[1]	-	-	450	mW
h_{FE}	DC current gain	I_C = 5 mA; V_{CE} = 8 V		60	95	200	
C_c	collector capacitance	V_{CB} = 8 V; f = 1 MHz		-	0.48	-	pF
f_T	transition frequency	I_C = 10 mA; V_{CE} = 8 V; f = 900 MHz		-	10	-	GHz

Table 1. Quick reference data *...continued*

T_{amb} = 25 °C unless otherwise specified



Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$G_{p(max)}$	maximum power gain	I_C = 5 mA; V_{CE} = 8 V; f = 900 MHz	[2]	-	19	-	dB
NF_{min}	minimum noise figure	I_C = 1 mA; V_{CE} = 8 V; f = 900 MHz; $\Gamma_S = \Gamma_{opt}$		-	0.65	-	dB
$P_{L(1dB)}$	output power at 1 dB gain compression	I_C = 10 mA; V_{CE} = 8 V; $Z_S = Z_L$ = 50 Ω; f = 900 MHz		-	7.0	-	dBm

[1] T_{sp} is the temperature at the solder point of the collector lead.

[2] If K > 1 then $G_{p(max)}$ is the maximum power gain. If K < 1 then $G_{p(max)}$ = MSG.

2. Pinning information

Table 2. Discrete pinning

Pin	Description	Simplified outline	Graphic symbol
1	base1		
2	emitter1		
3	collector2		
4	base2		
5	emitter2		
6	collector1		

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BFU520Y	-	plastic surface-mounted package; 6 leads	SOT363

4. Marking

Table 4. Marking

Type number	Marking	Description
BFU520Y	WB*	* = t : made in Malaysia
		* = w : made in China

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.

5. Design support

Table 5. Available design support

Download from the BFU520Y product information page on http://www.nxp.com.

Support item	Available	Remarks
Device models for Agilent EEsof EDA ADS	yes	Based on Mextram device model.
SPICE model	yes	Based on Gummel-Poon device model.
S-parameters	yes	
Noise parameters	yes	
Solder pattern	yes	

6. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CB}	collector-base voltage	open emitter	-	30	V
V_{CE}	collector-emitter voltage	open base	-	16	V
		shorted base	-	30	V
V_{EB}	emitter-base voltage	open collector	-	3	V
I_C	collector current		-	50	mA
T_{stg}	storage temperature		−65	+150	°C
V_{ESD}	electrostatic discharge voltage	Human Body Model (HBM) According to JEDEC standard 22-A114E	-	±150	V
		Charged Device Model (CDM) According to JEDEC standard 22-C101B	-	±2	kV

7. Recommended operating conditions

Table 7. Characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{CB}	collector-base voltage	open emitter		-	-	24	V
V_{CE}	collector-emitter voltage	open base		-	-	12	V
		shorted base		-	-	24	V
V_{EB}	emitter-base voltage	open collector		-	-	2	V
I_C	collector current			-	-	30	mA
P_i	input power	Z_S = 50 Ω		-	-	10	dBm
T_j	junction temperature			−40	-	+150	°C
P_{tot}	total power dissipation	$T_{sp} \leq 87$ °C	[1]	-	-	450	mW

[1] T_{sp} is the temperature at the solder point of the collector lead.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.

8. Thermal characteristics

Table 8. Thermal characteristics

Symbol	Parameter	Conditions		Typ	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solder point		[1]	140	K/W

[1] T_{sp} is the temperature at the solder point of the collector lead.
T_{sp} has the following relation to the ambient temperature T_{amb}:
$T_{sp} = T_{amb} + P \times R_{th(sp-a)}$
With P being the power dissipation and $R_{th(sp-a)}$ being the thermal resistance between the solder point and ambient. $R_{th(sp-a)}$ is determined by the heat transfer properties in the application.
The heat transfer properties are set by the application board materials, the board layout and the environment e.g. housing.




Fig 1. Power derating curve

9. Characteristics

Table 9. Characteristics

T_{amb} = 25 °C unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{(BR)CBO}$	collector-base breakdown voltage	I_C = 100 nA; I_E = 0 mA	24	-	-	V
$V_{(BR)CEO}$	collector-emitter breakdown voltage	I_C = 150 nA; I_B = 0 mA	12	-	-	V
I_C	collector current		-	5	30	mA
I_{CBO}	collector-base cut-off current	I_E = 0 mA; V_{CB} = 8 V	-	<1	-	nA
h_{FE}	DC current gain	I_C = 5 mA; V_{CE} = 8 V	60	95	200	
C_e	emitter capacitance	V_{EB} = 0.5 V; f = 1 MHz	-	0.64	-	pF
C_{re}	feedback capacitance	V_{CE} = 8 V; f = 1 MHz	-	0.30	-	pF
C_c	collector capacitance	V_{CB} = 8 V; f = 1 MHz	-	0.48	-	pF
f_T	transition frequency	I_C = 10 mA; V_{CE} = 8 V; f = 900 MHz	-	10	-	GHz

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.

Table 9. Characteristics *...continued*

T_{amb} = 25 °C *unless otherwise specified*

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$G_{p(max)}$	maximum power gain	f = 433 MHz; V_{CE} = 8 V	[1]				
		I_C = 1 mA		-	16.5	-	dB
		I_C = 5 mA		-	23	-	dB
		I_C = 10 mA		-	24	-	dB
		f = 900 MHz; V_{CE} = 8 V	[1]				
		I_C = 1 mA		-	14.5	-	dB
		I_C = 5 mA		-	19	-	dB
		I_C = 10 mA		-	20	-	dB
		f = 1800 MHz; V_{CE} = 8 V	[1]				
		I_C = 1 mA		-	11.5	-	dB
		I_C = 5 mA		-	14.5	-	dB
		I_C = 10 mA		-	14	-	dB
$\|s_{21}\|^2$	insertion power gain	f = 433 MHz; V_{CE} = 8 V					
		I_C = 1 mA		-	10.5	-	dB
		I_C = 5 mA		-	20	-	dB
		I_C = 10 mA		-	22	-	dB
		f = 900 MHz; V_{CE} = 8 V					
		I_C = 1 mA		-	9	-	dB
		I_C = 5 mA		-	16	-	dB
		I_C = 10 mA		-	17	-	dB
		f = 1800 MHz; V_{CE} = 8 V					
		I_C = 1 mA		-	6.5	-	dB
		I_C = 5 mA		-	11	-	dB
		I_C = 10 mA		-	11.5	-	dB
NF_{min}	minimum noise figure	f = 433 MHz; V_{CE} = 8 V; $\Gamma_S = \Gamma_{opt}$					
		I_C = 1 mA		-	0.6	-	dB
		I_C = 5 mA		-	0.7	-	dB
		I_C = 10 mA		-	0.9	-	dB
		f = 900 MHz; V_{CE} = 8 V; $\Gamma_S = \Gamma_{opt}$					
		I_C = 1 mA		-	0.65	-	dB
		I_C = 5 mA		-	0.8	-	dB
		I_C = 10 mA		-	0.95	-	dB
		f = 1800 MHz; V_{CE} = 8 V; $\Gamma_S = \Gamma_{opt}$					
		I_C = 1 mA		-	0.8	-	dB
		I_C = 5 mA		-	0.85	-	dB
		I_C = 10 mA		-	1.0	-	dB

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.

Table 9. Characteristics *...continued*

T_{amb} = 25 °C unless otherwise specified


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
G_{ass}	associated gain	f = 433 MHz; V_{CE} = 8 V; $\Gamma_S = \Gamma_{opt}$				
		I_C = 1 mA	-	25	-	dB
		I_C = 5 mA	-	24	-	dB
		I_C = 10 mA	-	24	-	dB
		f = 900 MHz; V_{CE} = 8 V; $\Gamma_S = \Gamma_{opt}$				
		I_C = 1 mA	-	17	-	dB
		I_C = 5 mA	-	18	-	dB
		I_C = 10 mA	-	18	-	dB
		f = 1800 MHz; V_{CE} = 8 V; $\Gamma_S = \Gamma_{opt}$				
		I_C = 1 mA	-	10.5	-	dB
		I_C = 5 mA	-	12	-	dB
		I_C = 10 mA	-	12.5	-	dB
$P_{L(1dB)}$	output power at 1 dB gain compression	f = 433 MHz; V_{CE} = 8 V; $Z_S = Z_L$ = 50 Ω				
		I_C = 5 mA	-	1	-	dBm
		I_C = 10 mA	-	6	-	dBm
		f = 900 MHz; V_{CE} = 8 V; $Z_S = Z_L$ = 50 Ω				
		I_C = 5 mA	-	2	-	dBm
		I_C = 10 mA	-	7	-	dBm
		f = 1800 MHz; V_{CE} = 8 V; $Z_S = Z_L$ = 50 Ω				
		I_C = 5 mA	-	4	-	dBm
		I_C = 10 mA	-	8.5	-	dBm
$IP3_o$	output third-order intercept point	f_1 = 433 MHz; f_2 = 434 MHz; V_{CE} = 8 V; $Z_S = Z_L$ = 50 Ω				
		I_C = 5 mA	-	10	-	dBm
		I_C = 10 mA	-	16	-	dBm
		f_1 = 900 MHz; f_2 = 901 MHz; V_{CE} = 8 V; $Z_S = Z_L$ = 50 Ω				
		I_C = 5 mA	-	11	-	dBm
		I_C = 10 mA	-	17	-	dBm
		f_1 = 1800 MHz; f_2 = 1801 MHz; V_{CE} = 8 V; $Z_S = Z_L$ = 50 Ω				
		I_C = 5 mA	-	14	-	dBm
		I_C = 10 mA	-	18	-	dBm

[1] If K > 1 then $G_{p(max)}$ is the maximum power gain. If K < 1 then $G_{p(max)}$ = MSG.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.


9.1 Graphs



T_{amb} = 25 °C.

(1) I_B = 25 μA
(2) I_B = 75 μA
(3) I_B = 125 μA
(4) I_B = 175 μA
(5) I_B = 225 μA
(6) I_B = 275 μA
(7) I_B = 325 μA


Fig 2. Collector current as a function of collector-emitter voltage; typical values



T_{amb} = 25 °C.

(1) V_{CE} = 3.0 V
(2) V_{CE} = 8.0 V

Fig 3. DC current gain as function of collector current; typical values




V_{CE} = 8 V.

(1) T_{amb} = −40 °C
(2) T_{amb} = +25 °C
(3) T_{amb} = +125 °C

Fig 4. DC current gain as function of collector current; typical values

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.




T_{amb} = 25 °C.

(1) V_{CE} = 3.0 V

(2) V_{CE} = 8.0 V

Fig 5. Collector current as a function of base-emitter voltage; typical values




T_{amb} = 25 °C.

(1) V_{CE} = 3.0 V

(2) V_{CE} = 8.0 V

Fig 6. Base current as a function of base-emitter voltage; typical values




V_{CE} = 3 V.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +125 °C

Fig 7. Reverse base current as a function of emitter-base voltage; typical values




I_C = 0 mA; f = 1 MHz; T_{amb} = 25 °C.

Fig 8. Collector capacitance as a function of collector-base voltage; typical values

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.



T_{amb} = 25 °C.


(1) V_{CE} = 3.3 V

(2) V_{CE} = 5.0 V

(3) V_{CE} = 8.0 V


(4) V_{CE} = 12.0 V

Fig 9. Transition frequency as a function of collector current; typical values



I_C = 5 mA; V_{CE} = 8 V; T_{amb} = 25 °C.

Fig 10. Gain as a function of frequency; typical values




I_C = 10 mA; V_{CE} = 8 V; T_{amb} = 25 °C.

Fig 11. Gain as a function of frequency; typical values

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.



V_{CE} = 8 V; T_{amb} = 25 °C.

(1) f = 300 MHz


(2) f = 433 MHz

(3) f = 800 MHz

(4) f = 900 MHz

(5) f = 1800 MHz

Fig 12. Insertion power gain as a function of collector current; typical values



V_{CE} = 8 V; T_{amb} = 25 °C.

If K >1 then $G_{p(max)}$ = maximum power gain. If K < 1 then $G_{p(max)}$ = MSG.

(1) f = 300 MHz

(2) f = 433 MHz

(3) f = 800 MHz


(4) f = 900 MHz

(5) f = 1800 MHz

Fig 13. Maximum power gain as a function of collector current; typical values

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.



I_C = 10 mA; T_{amb} = 25 °C.

(1) f = 300 MHz


(2) f = 433 MHz

(3) f = 800 MHz

(4) f = 900 MHz

(5) f = 1800 MHz

Fig 14. Insertion power gain as a function of collector-emitter voltage; typical values



I_C = 10 mA; T_{amb} = 25 °C.

If K >1 then $G_{p(max)}$ = maximum power gain. If K < 1 then $G_{p(max)}$ = MSG.

(1) f = 300 MHz

(2) f = 433 MHz

(3) f = 800 MHz


(4) f = 900 MHz

(5) f = 1800 MHz

Fig 15. Maximum power gain as a function of collector-emitter voltage; typical values

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.




V_{CE} = 8 V; 40 MHz ≤ f ≤ 3 GHz.

(1) I_C = 5 mA

(2) I_C = 10 mA

Fig 16. Input reflection coefficient (s_{11}); typical values



V_{CE} = 8 V; 40 MHz ≤ f ≤ 3 GHz.


(1) I_C = 5 mA

(2) I_C = 10 mA

Fig 17. Output reflection coefficient (s_{22}); typical values

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.




V_{CE} = 8 V; T_{amb} = 25 °C.

(1) f_1 = 433 MHz; f_2 = 434 MHz

(2) f_1 = 900 MHz; f_2 = 901 MHz

(3) f_1 = 1800 MHz; f_2 = 1801 MHz

Fig 18. Output third-order intercept point as a function of collector current; typical values




V_{CE} = 8 V; T_{amb} = 25 °C.

(1) f = 433 MHz

(2) f = 900 MHz

(3) f = 1800 MHz

Fig 19. Output power at 1 dB gain compression as a function of collector current; typical values




I_C = 10 mA; T_{amb} = 25 °C.

(1) f_1 = 433 MHz; f_2 = 434 MHz

(2) f_1 = 900 MHz; f_2 = 901 MHz

(3) f_1 = 1800 MHz; f_2 = 1801 MHz

Fig 20. Output third-order intercept point as a function of collector-emitter voltage; typical values



I_C = 10 mA; T_{amb} = 25 °C.

(1) f = 433 MHz


(2) f = 900 MHz

(3) f = 1800 MHz

Fig 21. Output power at 1 dB gain compression as a function of collector-emitter voltage; typical values

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.




V_{CE} = 8 V; T_{amb} = 25 °C; $\Gamma_S = \Gamma_{opt}$.

(1) f = 433 MHz

(2) f = 900 MHz

(3) f = 1800 MHz

Fig 22. Minimum noise figure as a function of collector current; typical values



V_{CE} = 8 V; T_{amb} = 25 °C; $\Gamma_S = \Gamma_{opt}$.

(1) I_C = 1 mA

(2) I_C = 2 mA

(3) I_C = 3 mA

(4) I_C = 5 mA

(5) I_C = 8 mA

(6) I_C = 10 mA


(7) I_C = 15 mA

(8) I_C = 20 mA

Fig 23. Minimum noise figure as a function of frequency; typical values

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.



V_{CE} = 8 V; 400 MHz ≤ f ≤ 2 GHz.

(1) I_C = 1 mA
(2) I_C = 2 mA
(3) I_C = 3 mA
(4) I_C = 5 mA
(5) I_C = 8 mA
(6) I_C = 10 mA
(7) I_C = 15 mA
(8) I_C = 20 mA


Fig 24. Optimum reflection coefficient (Γ_{opt}); typical values

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.

10. Package outline

Plastic surface-mounted package; 6 leads **SOT363**



DIMENSIONS (mm are the original dimensions)

UNIT	A	A_1 max	b_p	c	D	E	e	e_1	H_E	L_p	Q	v	w	y
mm	1.1 0.8	0.1	0.30 0.20	0.25 0.10	2.2 1.8	1.35 1.15	1.3	0.65	2.2 2.0	0.45 0.15	0.25 0.15	0.2	0.2	0.1

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT363			SC-88			~~04-11-08~~ 06-03-16

Fig 25. Package outline SOT363

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.

11. Handling information

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the *ANSI/ESD S20.20*, *IEC/ST 61340-5*, *JESD625-A* or equivalent standards.

12. Abbreviations

Table 10. Abbreviations

Acronym	Description
AEC	Automotive Electronics Council
ISM	Industrial, Scientific and Medical
LNA	Low-Noise Amplifier
MSG	Maximum Stable Gain
NPN	Negative-Positive-Negative
SMA	SubMiniature version A

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BFU520Y v.1	20140220	Product data sheet	-	-

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.

14. Legal information

14.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

15. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.

16. Contents

1	**Product profile**	**1**
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
1.4	Quick reference data	1
2	**Pinning information**	**2**
3	**Ordering information**	**2**
4	**Marking**	**2**
5	**Design support**	**3**
6	**Limiting values**	**3**
7	**Recommended operating conditions**	**3**
8	**Thermal characteristics**	**4**
9	**Characteristics**	**4**
9.1	Graphs	7
10	**Package outline**	**16**
11	**Handling information**	**17**
12	**Abbreviations**	**17**
13	**Revision history**	**17**
14	**Legal information**	**18**
14.1	Data sheet status	18
14.2	Definitions	18
14.3	Disclaimers	18
14.4	Trademarks	19
15	**Contact information**	**19**
16	**Contents**	**20**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2014. **All rights reserved.**

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 February 2014
Document identifier: BFU520Y