

PBSS4350SPN

50 V, 2.7 A NPN/PNP low V_{CEsat} (BISS) transistor

Rev. 01 — 5 April 2007 Product data sheet

1. Product profile

1.1 General description

NPN/PNP double low V_{CEsat} Breakthrough In Small Signal (BISS) transistor in a medium power Surface-Mounted Device (SMD) plastic package.

Table 1. Product overview

Type number	Package		NPN/NPN complement	PNP/PNP complement
	NXP	Name		
PBSS4350SPN	SOT96-1	SO8	PBSS4350SS	PBSS5350SS

1.2 Features

- Low collector-emitter saturation voltage V_{CEsat}
- High collector current capability I_C and I_{CM}
- High collector current gain (h_{FE}) at high I_C
- High efficiency due to less heat generation
- Smaller required Printed-Circuit Board (PCB) area than for conventional transistors

1.3 Applications

- Complementary MOSFET driver
- Half and full bridge motor drivers
- Dual low power switches (e.g. motors, fans)
- Automotive

1.4 Quick reference data

Table 2. Quick reference data

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
TR1; NPN low V_{CEsat} transistor							
V_{CEO}	collector-emitter voltage	open base		-	-	50	V
I_C	collector current			-	-	2.7	A
I_{CM}	peak collector current	single pulse; $t_p \leq 1$ ms		-	-	5	A
R_{CEsat}	collector-emitter saturation resistance	$I_C = 2$ A; $I_B = 200$ mA	[1]	-	90	130	mΩ

NXP founded by Philips



Table 2. Quick reference data *…continued*

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
TR2; PNP low V_{CEsat} transistor							
V_{CEO}	collector-emitter voltage	open base		-	-	–50	V
I_C	collector current			-	-	–2.7	A
I_{CM}	peak collector current	single pulse; $t_p \leq 1$ ms		-	-	–5	A
R_{CEsat}	collector-emitter saturation resistance	I_C = –2 A; I_B = –200 mA	[1]	-	95	140	mΩ

[1] Pulse test: $t_p \leq 300$ µs; $\delta \leq 0.02$.

2. Pinning information

Table 3. Pinning

Pin	Description	Simplified outline	Symbol
1	emitter TR1		
2	base TR1		
3	emitter TR2		
4	base TR2		
5	collector TR2		
6	collector TR2		
7	collector TR1		
8	collector TR1		

3. Ordering information

Table 4. Ordering information

Type number	Package		
	Name	Description	Version
PBSS4350SPN	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1

4. Marking

Table 5. Marking codes

Type number	Marking code
PBSS4350SPN	4350SPN

© NXP B.V. 2007. All rights reserved.

5. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions		Min	Max	Unit
Per transistor; for the PNP transistor with negative polarity						
V_{CBO}	collector-base voltage	open emitter		-	50	V
V_{CEO}	collector-emitter voltage	open base		-	50	V
V_{EBO}	emitter-base voltage	open collector		-	5	V
I_C	collector current			-	2.7	A
I_{CM}	peak collector current	single pulse; $t_p \leq 1$ ms		-	5	A
I_B	base current			-	0.5	A
P_{tot}	total power dissipation	$T_{amb} \leq 25$ °C	[1]	-	0.55	W
			[2]	-	0.87	W
			[3]	-	1.43	W
Per device						
P_{tot}	total power dissipation	$T_{amb} \leq 25$ °C	[1]	-	0.75	W
			[2]	-	1.2	W
			[3]	-	2	W
T_j	junction temperature			-	150	°C
T_{amb}	ambient temperature			–65	+150	°C
T_{stg}	storage temperature			–65	+150	°C

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm^2.

[3] Device mounted on a ceramic PCB, Al_2O_3, standard footprint.

© NXP B.V. 2007. All rights reserved.



(1) Ceramic PCB, Al_2O_3, standard footprint

(2) FR4 PCB, mounting pad for collector 1 cm^2

(3) FR4 PCB, standard footprint

Fig 1. Per device: Power derating curves

© NXP B.V. 2007. All rights reserved.

6. Thermal characteristics


Table 7. Thermal characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Per transistor							
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	[1]	-	-	227	K/W
			[2]	-	-	144	K/W
			[3]	-	-	87	K/W
$R_{th(j-sp)}$	thermal resistance from junction to solder point			-	-	40	K/W
Per device							
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	[1]	-	-	167	K/W
			[2]	-	-	104	K/W
			[3]	-	-	63	K/W

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm^2.


[3] Device mounted on a ceramic PCB, Al_2O_3, standard footprint.



FR4 PCB, standard footprint


Fig 2. Per transistor: Transient thermal impedance from junction to ambient as a function of pulse duration; typical values

© NXP B.V. 2007. All rights reserved.



FR4 PCB, mounting pad for collector 1 cm^2

Fig 3. Per transistor: Transient thermal impedance from junction to ambient as a function of pulse duration; typical values



Ceramic PCB, Al_2O_3, standard footprint

Fig 4. Per transistor: Transient thermal impedance from junction to ambient as a function of pulse duration; typical values

© NXP B.V. 2007. All rights reserved.

7. Characteristics

Table 8. Characteristics

T_{amb} = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
TR1; NPN low V_{CEsat} transistor							
I_{CBO}	collector-base cut-off current	V_{CB} = 50 V; I_E = 0 A		-	-	100	nA
		V_{CB} = 50 V; I_E = 0 A; T_j = 150 °C		-	-	50	µA
I_{CES}	collector-emitter cut-off current	V_{CE} = 50 V; V_{BE} = 0 V		-	-	100	nA
I_{EBO}	emitter-base cut-off current	V_{EB} = 5 V; I_C = 0 A		-	-	100	nA
h_{FE}	DC current gain	V_{CE} = 2 V; I_C = 100 mA		300	520	-	
		V_{CE} = 2 V; I_C = 500 mA	[1]	300	500	-	
		V_{CE} = 2 V; I_C = 1 A	[1]	300	470	-	
		V_{CE} = 2 V; I_C = 2 A	[1]	200	340	-	
		V_{CE} = 2 V; I_C = 2.7 A	[1]	120	180	-	
V_{CEsat}	collector-emitter saturation voltage		[1]				
		I_C = 0.5 A; I_B = 50 mA		-	50	80	mV
		I_C = 1 A; I_B = 50 mA		-	100	160	mV
		I_C = 2 A; I_B = 100 mA		-	190	280	mV
		I_C = 2 A; I_B = 200 mA		-	180	260	mV
		I_C = 2.7 A; I_B = 270 mA		-	240	340	mV
R_{CEsat}	collector-emitter saturation resistance	I_C = 2 A; I_B = 200 mA	[1]	-	90	130	mΩ
V_{BEsat}	base-emitter saturation voltage		[1]				
		I_C = 2 A; I_B = 100 mA		-	0.95	1.1	V
		I_C = 2.7 A; I_B = 270 mA		-	1.1	1.2	V
V_{BEon}	base-emitter turn-on voltage	V_{CE} = 2 V; I_C = 1 A	[1]	-	0.8	1.2	V
t_d	delay time	V_{CC} = 10 V; I_C = 2 A; I_{Bon} = 100 mA; I_{Boff} = −100 mA		-	8	-	ns
t_r	rise time			-	96	-	ns
t_{on}	turn-on time			-	104	-	ns
t_s	storage time			-	355	-	ns
t_f	fall time			-	165	-	ns
t_{off}	turn-off time			-	520	-	ns
C_c	collector capacitance	V_{CB} = 10 V; I_E = i_e = 0 A; f = 1 MHz		-	18	25	pF

© NXP B.V. 2007. All rights reserved.


Table 8. Characteristics *...continued*

T_{amb} = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
TR2; PNP low V_{CEsat} transistor							
I_{CBO}	collector-base cut-off current	V_{CB} = –50 V; I_E = 0 A		-	-	–100	nA
		V_{CB} = –50 V; I_E = 0 A; T_j = 150 °C		-	-	–50	µA
I_{CES}	collector-emitter cut-off current	V_{CE} = –50 V; V_{BE} = 0 V		-	-	–100	nA
I_{EBO}	emitter-base cut-off current	V_{EB} = –5 V; I_C = 0 A		-	-	–100	nA
h_{FE}	DC current gain	V_{CE} = –2 V; I_C = –100 mA		200	340	-	
		V_{CE} = –2 V; I_C = –500 mA	[1]	200	290	-	
		V_{CE} = –2 V; I_C = –1 A	[1]	180	250	-	
		V_{CE} = –2 V; I_C = –2 A	[1]	130	180	-	
		V_{CE} = –2 V; I_C = –2.7 A	[1]	95	135	-	
V_{CEsat}	collector-emitter saturation voltage		[1]				
		I_C = –0.5 A; I_B = –50 mA		-	–60	–90	mV
		I_C = –1 A; I_B = –50 mA		-	–125	–180	mV
		I_C = –2 A; I_B = –100 mA		-	–225	–320	mV
		I_C = –2 A; I_B = –200 mA		-	–190	–280	mV
		I_C = –2.7 A; I_B = –270 mA		-	–255	–370	mV
R_{CEsat}	collector-emitter saturation resistance	I_C = –2 A; I_B = –200 mA	[1]	-	95	140	mΩ
V_{BEsat}	base-emitter saturation voltage		[1]				
		I_C = –2 A; I_B = –100 mA		-	–0.95	–1.1	V
		I_C = –2.7 A; I_B = –270 mA		-	–1	–1.2	V
V_{BEon}	base-emitter turn-on voltage	V_{CE} = –2 V; I_C = –1 A	[1]	-	–0.8	–1.2	V
t_d	delay time	V_{CC} = –10 V; I_C = –2 A; I_{Bon} = –100 mA; I_{Boff} = 100 mA		-	9	-	ns
t_r	rise time			-	54	-	ns
t_{on}	turn-on time			-	63	-	ns
t_s	storage time			-	190	-	ns
t_f	fall time			-	50	-	ns
t_{off}	turn-off time			-	240	-	ns
C_c	collector capacitance	V_{CB} = –10 V; I_E = i_e = 0 A; f = 1 MHz		-	25	35	pF

[1] Pulse test: $t_p \leq 300$ µs; $\delta \leq 0.02$.

© NXP B.V. 2007. All rights reserved.




V_{CE} = 2 V

(1) T_{amb} = 100 °C

(2) T_{amb} = 25 °C


(3) T_{amb} = –55 °C

Fig 5. TR1 (NPN): DC current gain as a function of collector current; typical values



T_{amb} = 25 °C

Fig 6. TR1 (NPN): Collector current as a function of collector-emitter voltage; typical values




V_{CE} = 2 V

(1) T_{amb} = –55 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = 100 °C

Fig 7. TR1 (NPN): Base-emitter voltage as a function of collector current; typical values



I_C/I_B = 20


(1) T_{amb} = –55 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = 100 °C

Fig 8. TR1 (NPN): Base-emitter saturation voltage as a function of collector current; typical values

© NXP B.V. 2007. All rights reserved.




I_C/I_B = 20

(1) T_{amb} = 100 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = –55 °C

Fig 9. TR1 (NPN): Collector-emitter saturation voltage as a function of collector current; typical values




T_{amb} = 25 °C

(1) I_C/I_B = 100

(2) I_C/I_B = 50

(3) I_C/I_B = 10

Fig 10. TR1 (NPN): Collector-emitter saturation voltage as a function of collector current; typical values




I_C/I_B = 20

(1) T_{amb} = 100 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = –55 °C

Fig 11. TR1 (NPN): Collector-emitter saturation resistance as a function of collector current; typical values



T_{amb} = 25 °C


(1) I_C/I_B = 100

(2) I_C/I_B = 50

(3) I_C/I_B = 10

Fig 12. TR1 (NPN): Collector-emitter saturation resistance as a function of collector current; typical values

© NXP B.V. 2007. All rights reserved.




V_{CE} = −2 V

(1) T_{amb} = 100 °C

(2) T_{amb} = 25 °C


(3) T_{amb} = −55 °C

Fig 13. TR2 (PNP): DC current gain as a function of collector current; typical values



T_{amb} = 25 °C

Fig 14. TR2 (PNP): Collector current as a function of collector-emitter voltage; typical values




V_{CE} = −2 V

(1) T_{amb} = −55 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = 100 °C

Fig 15. TR2 (PNP): Base-emitter voltage as a function of collector current; typical values



I_C/I_B = 20


(1) T_{amb} = −55 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = 100 °C

Fig 16. TR2 (PNP): Base-emitter saturation voltage as a function of collector current; typical values

© NXP B.V. 2007. All rights reserved.




I_C/I_B = 20

(1) T_{amb} = 100 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = −55 °C

Fig 17. TR2 (PNP): Collector-emitter saturation voltage as a function of collector current; typical values




T_{amb} = 25 °C

(1) I_C/I_B = 100

(2) I_C/I_B = 50

(3) I_C/I_B = 10

Fig 18. TR2 (PNP): Collector-emitter saturation voltage as a function of collector current; typical values




I_C/I_B = 20

(1) T_{amb} = 100 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = −55 °C

Fig 19. TR2 (PNP): Collector-emitter saturation resistance as a function of collector current; typical values



T_{amb} = 25 °C

(1) I_C/I_B = 100

(2) I_C/I_B = 50

(3) I_C/I_B = 10

Fig 20. TR2 (PNP): Collector-emitter saturation resistance as a function of collector current; typical values

© NXP B.V. 2007. All rights reserved.

8. Test information





Fig 21. TR1 (NPN): BISS transistor switching time definition



V_{CC} = 10 V; I_C = 2 A; I_{Bon} = 100 mA; I_{Boff} = –100 mA

Fig 22. TR1 (NPN): Test circuit for switching times

© NXP B.V. 2007. All rights reserved.





Fig 23. TR2 (PNP): BISS transistor switching time definition



V_{CC} = –10 V; I_C = –2 A; I_{Bon} = –100 mA; I_{Boff} = 100 mA

Fig 24. TR2 (PNP): Test circuit for switching times

© NXP B.V. 2007. All rights reserved.

9. Package outline




Fig 25. Package outline SOT96-1 (SO8)

10. Packing information

Table 9. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]

Type number	Package	Description	Packing quantity	
			1000	2500
PBSS4350SPN	SOT96-1	8 mm pitch, 12 mm tape and reel	-115	-118

[1] For further information and the availability of packing methods, see Section 14.

© NXP B.V. 2007. All rights reserved.

11. Soldering




Fig 26. Reflow soldering footprint SOT96-1 (SO8)




Fig 27. Wave soldering footprint SOT96-1 (SO8)

© NXP B.V. 2007. All rights reserved.

12. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PBSS4350SPN_1	20070405	Product data sheet	-	-

© NXP B.V. 2007. All rights reserved.

13. Legal information

13.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

13.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

14. Contact information

For additional information, please visit: **http://www.nxp.com**

For sales office addresses, send an email to: **salesaddresses@nxp.com**

© NXP B.V. 2007. All rights reserved.

15. Contents

1	**Product profile**	**1**
1.1	General description	1
1.2	Features	1
1.3	Applications	1
1.4	Quick reference data	1
2	**Pinning information**	**2**
3	**Ordering information**	**2**
4	**Marking**	**2**
5	**Limiting values**	**3**
6	**Thermal characteristics**	**5**
7	**Characteristics**	**7**
8	**Test information**	**13**
9	**Package outline**	**15**
10	**Packing information**	**15**
11	**Soldering**	**16**
12	**Revision history**	**17**
13	**Legal information**	**18**
13.1	Data sheet status	18
13.2	Definitions	18
13.3	Disclaimers	18
13.4	Trademarks	18
14	**Contact information**	**18**
15	**Contents**	**19**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2007. **All rights reserved.**

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 5 April 2007

Document identifier: PBSS4350SPN_1

founded by

PHILIPS